JUL 2 6 2005

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT PTO-1449

Docket Number 10746/23

Application Number

Filing Date

Examiner

Art Unit

09/754,632

January 4, 2001

David Lam

2827

Title

FUNCTION RECONFIGURABLE SEMICONDUCTOR DEVICE AND

INTEGRATED CIRCUIT CONFIGURING THE

SEMICONDUCTOR DEVICE

Applicant(s)

Kazuo AOYAMA et al.

U. S. PATENT DOCUMENTS

EXAMINER INITIAL	PATENT NUMBER	PATENT DATE	NAME	CLASS	SUBCLASS	FILING DATE

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCL ASS	TRANSLATION
	3-6679	January 14, 1991	Japan			English abstract*

^{*} Disclosed and discussed in specification

OTHER DOCUMENTS

EXAMINER INITIAL	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.			
	DeHon, "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century", Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, April 10-13, pp. 31-39 (1994)*			
	Fujii, "A Dynamically Reconfigurable Logic Engine with a Multi-Context/Multi-Mode Unified-Cell Architecture", ISSCC, February, p. 364 (1999)*			
	Kaviani and Brown, "The Hybrid Field Programmable Architecture", IEEE Design & Test of Computers, April-June, pp. 74-83 (1999)*			
	McCulloch and Pitts, "A Logical Calculus of the Ideas Immanent in Nervous Activity", Bulletin of Mathematical Biology, Vol. 52, No.1/2, pp. 99-115 (1990)*			
	Sueyoshi, "Present Status and Problems of the Reconfigurable Computing Systems - Toward the Computer Evolution", Technical Report of IEICE, VLD96-79, CPSY96-91, (1996-12)*			

^{*} Disclosed and discussed in specification

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FLPEESS MAIL NO.: EV 320 195 644 US